Copy ATMEGA128 Microprocessor Locked Code firstly needs to break microcontroller atmega128 flash memory fuse bit by focus ion beam, embedded firmware will be readout from MCU ATMEGA128 chip;
The Watchdog Timer is clocked from a separate On-chip Oscillator which runs at 1 MHz. This is the typical value at VCC = 5V. See characterization data for typical values at other VCC levels by restoring atmega128a avr microcontroller flash memory. By controlling the Watchdog Timer pres- caler, the Watchdog Reset interval can be adjusted as shown in Figure 11-7 on page 47. The WDR – Watchdog
Reset – instruction resets the Watchdog Timer. The Watchdog Timer is also reset when it is disabled and when a Chip Reset occurs. Eight different clock cycle periods can be selected to determine the reset period.
If the reset period expires without another Watchdog Reset, the ATmega8A resets and executes from the Reset Vector. For timing details on the Watchdog Reset, refer to “Watchdog Reset” on page 46.
To prevent unintentional disabling of the Watchdog, a special turn-off sequence must be followed when the Watch-dog is disabled in order to deciphering microcontroller avr atmega128 memory. Refer to the description of the Watchdog Timer Control Register for details.