"We are very pleased with the business relationship we share with CECL. We have found their service to be dependable, friendly and reliability. Their attention to detail and willingness to listen to our requirement, care about each expectation of our company which extremely impress us."
"We deal with countless companies and services and CECL stands out from all the rest due to your incredible customer support. You guys call us and email us and do everything you can to help us get things done. We just groan when we have to deal with certain vendors, but you guys are a dream.”
Kenneth Yovailov Hardware Engineer ATOM Solution.Inc
The STM32F103C6 family embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M0) and 4 priority levels.
Interrupt entry vector table address passed directly to the core
Closely coupled NVIC core interface
Allows early processing of interrupts
Processing of late arriving higher priority interrupts
Support for tail-chaining
Processor state automatically saved
Interrupt entry restored on interrupt exit with no instruction overhead
This hardware block provides flexible interrupt management features with minimal interrupt latency.
The external interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests and wake-up the system to clone stm32f103rc mcu software. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently.
A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 39 GPIOs can be connected to the 16 external interrupt lines.